

In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

1 1. (Currently Amended) A method of providing emulation
2 information indicative of internal operations of a data processor
3 for use by an apparatus external to the data processor, comprising:
4 providing a stream of emulation trace information indicative
5 of data processing operations performed by the data processor;
6 providing a stream of timing information indicative of
7 operation of a clock used by the data processor to perform data
8 processing operations, said timing information including cycle bits
9 each indicating whether the data processor performed data
10 processing operations or stalled during a corresponding clock
11 cycle; and
12 inserting in the trace stream and in the timing stream
13 temporal information indicative of a temporal relationship between
14 the trace information and the timing information.

2. (Canceled)

1 3. (Currently Amended) The method of Claim 2 1, wherein said
2 inserting step includes inserting mutually corresponding
3 identifiers in both the trace stream and the timing stream, and
4 inserting in one of the streams an index for identifying a bit of
5 the timing stream which represents a clock cycle that timewise
6 corresponds to data in the trace stream at a point in the trace
7 stream at which the trace stream identifier is inserted.

1 4. (Original) The method of Claim 3, wherein said index
2 inserting step includes inserting said index into the trace stream.

1 5. (Original) The method of Claim 4, wherein said trace
2 information includes program counter values associated with said
3 data processing operations.

6 to 15. (Canceled)

1 16. (Original) The method of Claim 1, wherein said trace
2 information includes memory reference information indicative of a
3 memory access associated with said data processing operations.

17. (Canceled)

1 18. (Currently Amended) The method of Claim 1, ~~including~~
2 further comprising:

3 combining the trace stream and the timing stream into a single
4 composite stream.

1 19. (Currently Amended) An apparatus for providing emulation
2 information indicative of internal operations of a data processor
3 for use by an apparatus external to the data processor, comprising:
4 a first input for coupling to the data processor;
5 a trace generator coupled to said first input for providing a
6 stream of emulation trace information indicative of data processing
7 operations performed by the data processor, said trace generator
8 having a trigger input for receiving a trigger signal;
9 a second input for coupling to the data processor;
10 a timing generator coupled to said second input for providing
11 a stream of timing information indicative of operation of a clock
12 used by the data processor to perform data processing operations,
13 said timing information including cycle bits each indicating
14 whether the data processor performed data processing operations or

15 stalled during a corresponding clock cycle, said timing generator
16 having a trigger input for receiving said trigger signal;
17 a table of sync ID numbers;
18 said trace generator operable when triggered by said trigger
19 signal to insert temporal information corresponding to a next sync
20 ID number from said table into the trace stream; and
21 ~~said trace generator and said timing generator cooperable for~~
22 ~~inserting into the trace stream and operable when triggered by said~~
23 ~~trigger signal to insert temporal information corresponding to said~~
24 ~~next sync ID number from said table into the timing stream~~
25 ~~information indicative of a temporal relationship between the trace~~
26 ~~information and the timing information.~~

20. (Canceled)

1 21. (Currently Amended) The apparatus of Claim ~~20~~ 19, wherein
2 said trace generator and said timing generator are cooperable for
3 inserting mutually corresponding identifiers into the trace stream
4 and the timing stream, respectively, one of said trace and timing
5 generators further operable for inserting in its associated stream
6 an index for identifying a bit of the timing stream which
7 represents a clock cycle that timewise corresponds to data in the
8 trace stream at a point in the trace stream at which the trace
9 stream identifier is inserted.

22 to 24. (Canceled)

1 25. (Currently Amended) The apparatus of Claim 19, ~~including~~
2 further comprising:
3 a combiner coupled to said trace generator and said timing
4 generator for combining said trace stream and said timing stream
5 into a composite stream.

1 26. (Currently Amended) An integrated circuit, comprising:
2 a data processor for performing data processing operations;
3 an apparatus coupled to said data processor for providing
4 emulation information indicative of said data processing operations
5 to an emulation apparatus located externally of said integrated
6 circuit, including a trace generator for providing a stream of
7 emulation trace information indicative of said data processing
8 operations, and a timing generator for providing a stream of timing
9 information indicative of operation of a clock used by said data
10 processor to perform said data processing operations, said timing
11 information including cycle bits each indicating whether the data
12 processor performed data processing operations or stalled during a
13 corresponding clock cycle and a table of sync ID numbers; and
14 said trace generator operable to insert temporal information
15 corresponding to a next sync ID number from said table into the
16 trace stream; and
17 ~~said trace generator and said timing generator cooperable for~~
18 ~~inserting into the trace stream and~~ operable to insert temporal
19 information corresponding to said next sync ID number from said
20 table into the timing stream information indicative of a temporal
21 ~~relationship between the trace information and the timing~~
22 ~~information.~~

1 27. (Currently Amended) A data processing system, comprising:
2 an integrated circuit including a data processor for
3 performing data processing operations;
4 an emulation controller located externally of said integrated
5 circuit and coupled thereto for controlling emulation operations of
6 said data processor;
7 said integrated circuit including an apparatus coupled between
8 said data processor and said emulation controller for providing to

9 said emulation controller emulation information indicative of said
10 data processing operations, said apparatus including a trace
11 generator for providing a stream of emulation trace information
12 indicative of said data processing operations, and a timing
13 generator for providing a stream of timing information indicative
14 of operation of a clock used by said data processor to perform said
15 data processing operations, said timing information including cycle
16 bits each indicating whether the data processor performed data
17 processing operations or stalled during a corresponding clock cycle
18 and a table of sync ID numbers; and

19 said trace generator operable to insert temporal information
20 corresponding to a next sync ID number from said table into the
21 trace stream; and

22 ~~said trace generator and said timing generator cooperable for~~
23 ~~inserting into the trace stream and operable to insert temporal~~
24 ~~information corresponding to said next sync ID number from said~~
25 ~~table into the timing stream information indicative of a temporal~~
26 ~~relationship between the trace information and the timing~~
27 ~~information.~~

1 28. (Original) The system of Claim 27, including a
2 man/machine interface coupled to said emulation controller for
3 permitting a user to communicate with said emulation controller.

1 29. (Original) The system of Claim 28, wherein said
2 man/machine interface includes one of a visual interface and a
3 tactile interface.

1 30. (New) The method of claim 1, wherein:
2 said step of providing a stream of trace information includes
3 formatting trace information into a plurality of packets having a
4 fixed length;

5 said step of providing a stream of timing information includes
6 formatting timing information into a plurality of packets having
7 said fixed length; and
8 said inserting step includes formatting temporal information
9 into a packet of said fixed length.

1 31. (New) The apparatus of claim 19, wherein:
2 said trace generator provides said trace information in
3 packets having a fixed length and inserts temporal information in
4 packets of said fixed length; and
5 said timing generator provides said timing information in
6 packets having said fixed length and inserts temporal information
7 in packets of said fixed length.

1 32. (New) The integrated circuit of claim 26, wherein:
2 said trace generator provides said trace information in
3 packets having a fixed length and inserts temporal information in
4 packets of said fixed length; and
5 said timing generator provides said timing information in
6 packets having said fixed length and inserts temporal information
7 in packets of said fixed length.

1 33. (New) The data processing system of claim 27, wherein:
2 said trace generator provides said trace information in
3 packets having a fixed length and inserts temporal information in
4 packets of said fixed length; and
5 said timing generator provides said timing information
6 in packets having said fixed length and inserts temporal
7 information in packets of said fixed length.